The proposed flip-flops operate with a single-phase sinusoidal clock, which can be generated with high efficiency. We propose four novel energy recovery clocked flip-flops that enable energy recovery from the clock network, resulting in significant energy savings. Hence, low-power clocking schemes are promising approaches for low-power design. A significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Another novel method called Look Ahead Clock Gating (LACG) is presented, which combines all the three.It avoids the tight timing constraints of AGFF and data driven by allotting a full clock cycle for the computation of the enabling signals and their propagation. A third method called auto gated FFs (AGFF) is simple but yields relatively small power savings. A data driven method stops most of those and yields higher power savings, but its implementation is complex and application dependent. It unfortunately leaves the majority of the clock pulses driving the flip flops (FFs) redundant. The most popular is synthesis-based, deriving clock enabling signals based on the logic of the underlying system. Here four gating methods are discussed and their power dissipation is compared. So, by using clock gating one can save power by reducing unnecessary switching activity inside the gated module. Clock signal have been a great source of power dissipation in synchronous circuits because of high frequency and load.
0 kommentar(er)
